


# AAB70 AMD Brazos Platform Rev. 2.0





## BLOCK DIAGRAM



R 1.1 /0301















+VCORE  
 10UF x 7  
 1UF x 4  
 0.1UF x 5  
 180PF x 2



+VDDCR\_NB  
 10UF x 7  
 1UF x 4  
 0.1UF x 5  
 180PF x 2





<b>PEGATRON</b>		<b>Title :</b> CPU(4)_PWR	
		<b>Engineer:</b> Allen_CD_Wu	
Size	Project Name		Rev
Custom	AAB70		1.1
Date: Monday, March 21, 2011		Sheet	6 of 99

H:4.0mm 1202-002H000



1202-000P000

**R 1.1 /0308**

**Change PN to 8mm H**




Engineer: *Allen\_CD\_Wu*


Date: Thursday, April 21, 2011 Sheet 8 of 99


Date: Thursday, April 21, 2011	Sheet 8 of 99
--------------------------------	---------------








<b>PEGATRON</b>		<b>Title :</b> DDR3(3)_CA/DQ Voltage	
		<b>Engineer:</b> Allen_CD_Wu	
Size Custom	Project Name <b>AAB70</b>		Rev 1.1
Date: Monday, March 21, 2011		Sheet 9 of 99	










HUDSON-1		
Y14	VSSIO SATA_1	VSS_1
Y16	VSSIO SATA_2	VSS_2
AS16	VSSIO SATA_3	VSS_3
AC14	VSSIO SATA_4	VSS_4
AE14	VSSIO SATA_5	VSS_5
AE14	VSSIO SATA_6	VSS_6
AE9	VSSIO SATA_7	VSS_7
AE11	VSSIO SATA_8	VSS_8
AE13	VSSIO SATA_9	VSS_9
AG8	VSSIO SATA_10	VSS_10
AE16	VSSIO SATA_11	VSS_11
AG8	VSSIO SATA_12	VSS_12
AH7	VSSIO SATA_13	VSS_13
AH11	VSSIO SATA_14	VSS_14
AH13	VSSIO SATA_15	VSS_15
AH16	VSSIO SATA_16	VSS_16
AJ7	VSSIO SATA_17	VSS_17
AJ11	VSSIO SATA_18	VSS_18
AJ13	VSSIO SATA_19	VSS_19
AJ16	VSSIO SATA_20	VSS_20
AG	VSSIO USB_1	VSS_21
B10	VSSIO USB_2	VSS_22
K11	VSSIO USB_3	VSS_23
B9	VSSIO USB_4	VSS_24
D10	VSSIO USB_5	VSS_25
D12	VSSIO USB_6	VSS_26
D14	VSSIO USB_7	VSS_27
D17	VSSIO USB_8	VSS_28
E9	VSSIO USB_9	VSS_29
F9	VSSIO USB_10	VSS_30
F12	VSSIO USB_11	VSS_31
F14	VSSIO USB_12	VSS_32
F16	VSSIO USB_13	VSS_33
G11	VSSIO USB_14	VSS_34
G12	VSSIO USB_15	VSS_35
F18	VSSIO USB_16	VSS_36
D9	VSSIO USB_17	VSS_37
H12	VSSIO USB_18	VSS_38
H14	VSSIO USB_19	VSS_39
H16	VSSIO USB_20	VSS_40
H18	VSSIO USB_21	VSS_41
J11	VSSIO USB_22	VSS_42
K12	VSSIO USB_23	VSS_43
K13	VSSIO USB_24	VSS_44
K14	VSSIO USB_25	VSS_45
K16	VSSIO USB_26	VSS_46
K18	VSSIO USB_27	VSS_47
H19	VSSIO USB_28	VSS_48
Y4	EFUSE	VSS_49
D6	VSSAN_HWM	VSS_50
M19	VSSXL	VSS_51
		VSS_52
P21	VSSIO_PCIECLK_1	VSSIO_PCIECLK_14
P20	VSSIO_PCIECLK_2	VSSIO_PCIECLK_15
M22	VSSIO_PCIECLK_3	VSSIO_PCIECLK_16
M24	VSSIO_PCIECLK_4	VSSIO_PCIECLK_17
P22	VSSIO_PCIECLK_5	VSSIO_PCIECLK_18
P24	VSSIO_PCIECLK_6	VSSIO_PCIECLK_19
P26	VSSIO_PCIECLK_7	VSSIO_PCIECLK_20
T20	VSSIO_PCIECLK_8	VSSIO_PCIECLK_21
T22	VSSIO_PCIECLK_9	VSSIO_PCIECLK_22
T24	VSSIO_PCIECLK_10	VSSIO_PCIECLK_23
V20	VSSIO_PCIECLK_11	VSSIO_PCIECLK_24
V22	VSSIO_PCIECLK_12	VSSIO_PCIECLK_25
V24	VSSIO_PCIECLK_13	VSSIO_PCIECLK_26
V26	VSSIO_PCIECLK_14	VSSIO_PCIECLK_27


Strap Pins




	ACZ_SDOUT_AUD	PCICLK1	PCICLK2	PCICLK3	PCICLK4	LPCCLK0 CLK_KBCPCI	LPCCLK1	EC_PWM2	EC_PWM3	
High	low power mode	PCIE Gen2	watchdog timer enable	debug	no-Fusion clock mode	EC enable	clock gen. enable	H	L	LPC ROM
Low	performance mode	PCIE Gen1	watchdog timer disable	ignore debug	Fusion clock mode	EC disable	clock gen. disable	L	H	SPI ROM

Debug Straps


	AD23	AD24	AD25	AD26	AD27
High	disable PCI mem boot	default PCIE straps	use FC PLL	disable ILA autorun	use PCI PLL
Low	enable PCI mem boot	EEPROM PCIE straps	bypass FC PLL	enable ILA autorun	by pass PCI PLL



<b>PEGATRON</b>		Title : <b>PCH(6)_CPU,GPIO,MISC</b>	
		Engineer: <b>Allen_CD_Wu</b>	
Size Custom	Project Name <b>AAB70</b>		Rev 1.1
Date: <b>Monday, March 21, 2011</b>		Sheet <b>25</b> of <b>99</b>	




1110




<b>PEGATRON</b>		Title : <b>SPI ROM</b>	
		Engineer: <b>Allen_CD_Wu</b>	
Size <b>A</b>	Project Name <b>BS_AB</b>		Rev <b>1.1</b>
Date: <b>Thursday, April 21, 2011</b>		Sheet <b>28</b> of <b>99</b>	







<b>PEGATRON</b>		Title : CLK_SLG8SP585VTR	
		Engineer: Allen_CD_Wu	
Size	Project Name		Rev
Custom	AAB70		1.1
Date: Monday, March 21, 2011		Sheet	29 of 99



## Touch Pad for SJV




## Touch Pad for HMA




## Keyboard FOR 17"



AAB70 0124



***NPCE795 has internal power-on reset circuit  
Use 47k ohm to make sure that raising time of POR is less than 10us***



<b>PEGATRON</b>		<b>Title :</b> <u>RST_Reset Circuit</u>	
		<b>Engineer:</b> <u>Allen_CD_Wu</u>	
Size <b>B</b>	Project Name <b>AAB70</b>	Rev <b>1.1</b>	
Date: <u>Thursday, April 21, 2011</u>		Sheet	<u>32</u> of <u>99</u>




g SR-41  
0125-11

SR-41  
0125-11

(2) LED[1]: selection for AR8158's internal VDDCT (SWR/LDO)  
pull-high: SWR mode  
stuff R3330, R3332; Remove R3313, R3331, R3333;  
pull-low: LDO mode  
stuff R3313, R3331, R3333; Remove R3330, R3332

+3VSUS  
 L3302  
 80Ohm/100Mhz  
 1 2  
 Irat=2A  
 C3313  
 10UF/6.3V  
 1AV300000018  
 C3314  
 1UF/6.3V  
 C3315  
 0.1UF/16V  
 +VDD33\_LOM  
 Close to PIN2 within 400 mil  
 Close to PIN2 within 200 mil



SR-31  
0125-11


SR-29  
0125-11


SR-12  
0121-11





SR-32  
0125-11

**R 1.1 /0308 L3403/L3302 change to PB201209T-152-N**

**R 1.1 /0308**








**Configuration for ALC271**

Internal Speaker: Port D

External Headphone: Port A




External Microphone: Port B (MIC1)





Internal Microphone: Port E (LINE2)







# AMP De-Pop Control circuit










<b>PEGATRON</b>		Title : <b>DEBUG</b>	
BG1/HW2		Engineer: <b>Allen CD Wu</b>	
Size <b>B</b>	Project Name <b>AAB70</b>	Rev <b>1.1</b>	
Date: <b>Thursday, April 21, 2011</b>		Sheet <b>44</b> of <b>99</b>	












**R 1.1 /0308 Change to Ind 2.x**

Vendor request

1210-00DY000

<b>PEGATRON</b>		Title : <b>CRT</b>	
<b>BG1/HW2</b>		Engineer: <b><i>Allen CD Wu</i></b>	
Size	Project Name	<b>AAB70</b>	Rev <b>1.1</b>
Custom			
Date: <b>Thursday, April 21, 2011</b>		Sheet <b>46</b>	of <b>99</b>







# HDD FOR CABLE

R 1.1 /0305

HDD




# ODD FOR 17"




# ZERO POWER ODD SUPPORT

support Hokey turn off ODD power




# HDD 0129







## USB 2.0



## AAB70




1001



## WLAN+BT/WiMax

Rainbow Peak

1244-000T000




### H = 6.5 mm

#### WLAN +1.5VS bypass capacitor:

Place 0.1uF near pin 6,28,48.


Place 10uF near +1.5VS source side.



#### WLAN +3VS bypass capacitor:

Place 0.1uF near pin 2,24,52,39 41.

Place 10uF near +3VS\_WLAN source side.



**PEGATRON** Title : MINICARD Wireless

BG1/HW2 Engineer: Allen CD Wu


Size	Project Name	Rev
B	AAB70	1.1

Date: Thursday, April 21, 2011 Sheet 53 of 99




<b>PEGATRON</b>		Title : <b>Mini Card HSDPA</b>	
BG1/HW2		Engineer: <b>Allen_CD_Wu</b>	
Size Custom	Project Name <b>AAB70</b>		Rev 1.1
Date: <b>Monday, March 21, 2011</b>		Sheet	54 of 99

Order of Indicator LEDs  
DC-IN Power Battery HDD/ODD Media WiFi




Dual Color




1.1

R 1.1 /0301


For HMA




For SJV




1028





DC IN










Battery Connector 17"





Discharge Circuit






**PWR BRD**  
**HMA**



change PWR LED CON6603 circuit 0129


**EMI**



## ADAPTOR VOLTAGE DETECTOR.





**PWR SJV**

**R 1.1 /0301**




**AAB70**


Change to High active Part



**R 1.1 /0308**



***R 1.1 /0301 Seymour XT/M2***









The all balls are NC except N12 /M12 for seymour

## Reserve, Unmount





The all balls are NC except N12 /M12 for seymour




0301-change

U7001C 02V050000003

DDR2 GDDR3/GDDR5 DDR3	DDR2 GDDR5/GDDR3 DDR3	DDR2 GDDR5/GDDR3 DDR3
<del>C37</del> DQA0_0	<del>MAA0_0</del> G24	<del>G24</del>
<del>C35</del> DQA0_1	<del>MAA0_1</del> J23	<del>J23</del>
<del>A35</del> DQA0_2	<del>MAA0_2</del> H24	<del>H24</del>
<del>E34</del> DQA0_3	<del>MAA0_3</del> J24	<del>J24</del>
<del>G32</del> DQA0_4	<del>MAA0_4</del> H26	<del>H26</del>
<del>D33</del> DQA0_5	<del>MAA0_5</del> J26	<del>J26</del>
<del>E32</del> DQA0_6	<del>MAA0_6</del> H21	<del>H21</del>
<del>D31</del> DQA0_7	<del>MAA0_7</del> H19	<del>H19</del>
<del>F30</del> DQA0_8	<del>MAA1_0</del> H20	<del>H20</del>
<del>E32</del> DQA0_9	<del>MAA1_1</del> L13	<del>L13</del>
<del>C30</del> DQA0_10	<del>MAA1_2</del> G16	<del>G16</del>
<del>A30</del> DQA0_11	<del>MAA1_3</del> J16	<del>J16</del>
<del>F28</del> DQA0_12	<del>MAA1_4</del> H16	<del>H16</del>
<del>C28</del> DQA0_13	<del>MAA1_5</del> J17	<del>J17</del>
<del>A28</del> DQA0_14	<del>MAA1_6</del> H17	<del>H17</del>
<del>E28</del> DQA0_15	<del>MAA1_7</del>	
<del>D27</del> DQA0_16		
<del>F26</del> DQA0_17	<del>WCKA0_0</del> A32	<del>A32</del>
<del>C26</del> DQA0_18	<del>WCKA0B_0</del> C32	<del>C32</del>
<del>A26</del> DQA0_19	<del>WCKA0_1</del> D22	<del>D22</del>
<del>F24</del> DQA0_20	<del>WCKA0B_1</del> C14	<del>C14</del>
<del>C24</del> DQA0_21	<del>WCKA1_0</del> A14	<del>A14</del>
<del>A24</del> DQA0_22	<del>WCKA1B_0</del> E10	<del>E10</del>
<del>E24</del> DQA0_23	<del>WCKA1_1</del> D9	<del>D9</del>
<del>C22</del> DQA0_24		
<del>A22</del> DQA0_25	<del>EDCA0_0</del> C34	<del>C34</del>
<del>F22</del> DQA0_26	<del>EDCA0_1</del> D25	<del>D25</del>
<del>D21</del> DQA0_27	<del>EDCA0_2</del> E20	<del>E20</del>
<del>A20</del> DQA0_28	<del>EDCA0_3</del> E16	<del>E16</del>
<del>F20</del> DQA0_29	<del>EDCA1_0</del> E12	<del>E12</del>
<del>D19</del> DQA0_30	<del>EDCA1_1</del> J10	<del>J10</del>
<del>E18</del> DQA0_31	<del>EDCA1_2</del> D7	<del>D7</del>
<del>A18</del> DQA1_0	<del>EDCA1_3</del>	
<del>F18</del> DQA1_1		
<del>D17</del> DQA1_2	<del>DDBIA0_0</del> A34	<del>A34</del>
<del>A16</del> DQA1_3	<del>DDBIA0_1</del> E30	<del>E30</del>
<del>F16</del> DQA1_4	<del>DDBIA0_2</del> E26	<del>E26</del>
<del>D15</del> DQA1_5	<del>DDBIA0_3</del> C26	<del>C26</del>
<del>E14</del> DQA1_6	<del>DDBIA1_0</del> C16	<del>C16</del>
<del>F14</del> DQA1_7	<del>DDBIA1_1</del> J11	<del>J11</del>
<del>D13</del> DQA1_8	<del>DDBIA1_2</del> F8	<del>F8</del>
<del>E12</del> DQA1_9		
<del>A12</del> DQA1_10		
<del>D11</del> DQA1_11	<del>ADBIA0</del> J21	<del>J21</del>
<del>F10</del> DQA1_12	<del>ADBIA1</del> G19	<del>G19</del>
<del>A10</del> DQA1_13		
<del>C10</del> DQA1_14	<del>CLKA0</del> H27	<del>H27</del>
<del>G13</del> DQA1_15	<del>CLKA0B</del> G27	<del>G27</del>
<del>H13</del> DQA1_16		
<del>J13</del> DQA1_17	<del>CLKA1</del> J14	<del>J14</del>
<del>H11</del> DQA1_18	<del>CLKA1B</del> H14	<del>H14</del>
<del>G10</del> DQA1_19		
<del>K9</del> DQA1_20	<del>RASA0B</del> K23	<del>K23</del>
<del>K10</del> DQA1_21	<del>RASA1B</del> K19	<del>K19</del>
<del>G9</del> DQA1_22		
<del>A8</del> DQA1_23	<del>CASA0B</del> K20	<del>K20</del>
<del>E8</del> DQA1_24	<del>CASA1B</del> K17	<del>K17</del>
<del>C8</del> DQA1_25		
<del>A6</del> DQA1_26	<del>CSA0B_0</del> K24	<del>K24</del>
<del>E6</del> DQA1_27	<del>CSA0B_1</del> K27	<del>K27</del>
<del>C6</del> DQA1_28		
<del>A5</del> DQA1_29	<del>CSA1B_0</del> M13	<del>M13</del>
	<del>CSA1B_1</del> K16	<del>K16</del>
	<del>CKEA0</del> K21	<del>K21</del>
	<del>CKEA1</del> J20	<del>J20</del>
	<del>WEA0B</del> K26	<del>K26</del>
	<del>WEA1B</del> L15	<del>L15</del>
	<del>MAA0_8</del> H23	<del>H23</del>
	<del>MAA1_8</del> J19	<del>J19</del>





0301-change



U7001D 02V050000003

MEMORY INTERFACE B


PRO-M2




follow up checklist suggestion 0301-change

# GPIO21 MUST BE LOW DURING PERSTB WHEN BEING USED TO CONTROL MVDDQ

## PIN STRAPS



## VRAM size define by VBIOS



## Seymour Straps


STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing <b>This setting can only be used if the PCIE bus design meets the "Low Loss interconnect" requirements.</b>	0 (internal pull-down)
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled <b>MXM and add-in boards</b>	0 (internal pull-down)
BIF_GEN2_EN_A	GPIO2	1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on	0
VGA_DIS	GPIO9	0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller	0 (internal pull-down)
ROMIDCFG(2:0)	GPIO(13:11)	If BIOS_ROM_EN=1, then Config[2:0] defines the ROM type. If BIOS_ROM_EN=0, then Config[2:0] defines the primary memoru aperture size. 128MB---000 32MB---Not Support 2GB---Not Support <b>256MB---001</b> 512MB---Not Support 4GB---Not Support 64MB---010 1GB---Not Support	0000 (internal pull-down)
BIOS_ROM_EN	GPIO22_ROMCSB	Enable external BIOS ROM device 0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	0 (internal pull-down)
AUD[1:0] AUD[0]	HSYNC VSYNC	<b>AUD[1:0]:</b> 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 10: Audio for DisplayPort only; 11: Audio for both DisplayPort and HDMI.	0 (internal pull-down)
Reserved	GENLK_CLK GPIO_21_BB_EN GPIO8	ATI internal use only . THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET.	0 (internal pull-down)

## Seymour XT:

### Memory ID Board Straps

Vendor	DVPDATA(3,2,1,0)	ID	DDR3 Memory Type	VRAM Vendor Part
Hynix	0000	0	64M*16*4 pcs(512MB)	H5TO1G63BFR-12 (1600Mbps)
	0001	1	64M*16*4 pcs(512MB)	H5TO1G63BFR-12C (1600Mbps)
	0010	2	128M*16*4 pcs(1GB)	H5TQ2G63BFR-12C (1600Mbps)
	0011	3	128M*16*4 pcs(1GB)	H5TQ2G63BFR-11C LF (1600Mbps)
	0100	4		
	0101	5		
	0110	6		
	0111	7		
Samsung	1000	8	64M*16*4 pcs(512MB)	K4W1G1646E-HC12 (1600Mbps)
	1001	9	64M*16*4 pcs(512MB)	K4W1G1646G-BC12 (1600Mbps)
	1010	10	128M*16*4 pcs(1GB)	K4W2G1646B-HC12 (1600Mbps)
	1011	11	128M*16*4 pcs(1GB)	K4W2G1646C-HC12 (1600Mbps)
	1100	12		
	1101	13		
	1110	14		
	1111	15		



**R 1.1 /0301**



PX\_EN=0: Normal Operation  
PX\_EN=1: BACO Mode

BIF short with +VDDC\_VGA if BACO is not support  
BIF\_VDDC: I=55mA@BACO MODE (AN\_MGEN\_R5)

NC for seymour




+1.0VS_VGA		+1.0VS_VGA	57,70,71,75,91
+1.8VS_VGA		+1.8VS_VGA	57,71,74,75,91

The diagram illustrates the power management section of a PRO-M2 board, showing various voltage regulators, capacitors, and their connections to different power planes. The components are organized into several functional blocks:

- Capilano/ Whistler: DP[C+D]\_VDD18 1.8V DC+-3% / 300mA**: This block shows the 1.8V power plane for the DP[C+D] section, regulated by L7606. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.
- Capilano/ Whistler: DP[C+D]\_VDD10 1.0V DC+-3% / 220 mA**: This block shows the 1.0V power plane for the DP[C+D] section, regulated by L7607. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.
- Capilano/ Whistler: DP[E+F]\_VDD18 1.8V DC+-3% / 300mA**: This block shows the 1.8V power plane for the DP[E+F] section, regulated by L7602. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.
- Capilano/ Whistler: DP[E+F]\_VDD10 1.0V DC+-3% / 220 mA**: This block shows the 1.0V power plane for the DP[E+F] section, regulated by L7603. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.
- Capilano/ Whistler: DP[A+B]\_VDD18 1.8V DC+-3% / 260 mA**: This block shows the 1.8V power plane for the DP[A+B] section, regulated by L7604. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.
- Capilano/ Whistler: DP[A+B]\_VDD10 1.0V DC+-3% / 220 mA**: This block shows the 1.0V power plane for the DP[A+B] section, regulated by L7605. It includes a 120Ohm/100Mhz resistor and a 10uF/6.3V capacitor.



The diagram also shows the connections to various power planes and the placement of capacitors and resistors. The components are labeled with their part numbers and values, and the connections are color-coded to match the components.



<b>PEGATRON</b>		<b>Title :</b> GPU-MEM CHA	
BG1/BU1		<b>Engineer:</b> Allen_CD_Wu	
Size	Project Name		Rev
C	AAB70		1.1
Date: Monday, March 21, 2011		Sheet	77 of 99







**Total:15W (w/o VRAM)**


Power Up Sequence :

+VGA\_VCORE -> +1.05VS\_VGA -> +1.5VS\_VGA -> +1.8VS\_VGA -> +3VS\_VGA\_DELAY


Power Down Sequence :

+3VS\_VGA\_DELAY -> +1.8VS\_VGA -> +1.5VS\_VGA -> +1.05VS\_VGA -> +VGA\_VCORE

## HMA71\_AB DSC +VCORE POWER SUPPLY




## HMA71 DSC +SYSTEM POWER SUPPLY




# HMA71 DSC +1.0V0&+1.1V0 POWER SUPPLY

P.82

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM



## +1.5VO & +0.75VS POWER SUPPLY




EN/DEM	Function
VDD	Diode-emulation
GND	CCM

$$\text{TON} = 3.85 \mu\text{s} \cdot \text{R}_{\text{TON}} \cdot \text{V}_{\text{OUT}} / (\text{V}_{\text{IN}} - 0.5);$$

$$\text{Frequency} = \text{V}_{\text{OUT}} / (\text{V}_{\text{IN}} \cdot \text{TON})$$


Frequency setting  
F=300KHz-->R8323=845K ohm  
F=250KHz-->R8323=1M ohm

## +1.8VS POWER SUPPLY



## AAB70 DSC +VGA\_VCORE POWER SUPPLY

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM



**Seymour XT (17W)**

PWRCNTL_1 (GPIO20)	PWRCNTL_0 (GPIO15)	+VGA_VCORE
LOW	LOW	0.9V/real 0.911V
LOW	HIGH	1.1V / real1.107V

**Capilano LP**

PWRCNTL_1 (GPIO20)	PWRCNTL_0 (GPIO15)	+VGA_VCORE
LOW	LOW	1V
LOW	HIGH	0.9V
HIGH	HIGH	0.95V

R8727=75K ohm  
R8728=75K ohm  
R8726, R8724, R8720, Q8708 must be mounted.


Robson LP

PWRCNTL_1 (GPIO20)	PWRCNTL_0 (GPIO15)	+VGA_VCORE
LOW	LOW	0.95V
LOW	HIGH	0.9V








BATTERY IN DETECT




<Variant Name>			
PEGATRON		Title :POWER_DETECT	
		Engineer: <i>Louis</i>	
Size	Project Name		Rev
Custom			1.0
Date: <i>Wednesday, May 04, 2011</i>		Sheet	90 of 99


# SUSB#\_PWR POWER




# SUSC#\_PWR POWER



# VGA\_VRON\_PWR\_PWR POWER




# POWER GOOD DETECTOR






## FOR POWER TEST



<Variant Name>

<b>PEGATRON</b>		Title : <b>POWER_SIGNAL</b>	
		Engineer: <b>Louis</b>	
Size B	Project Name		Rev 1.0
Date: <b>Wednesday, May 04, 2011</b>		Sheet <b>93</b> of <b>99</b>	



R20

Item	Date	Description
1	0328-11	P.72 Add R7210~R7215, C7201, C7202 for VRAM Channel A reseved. P.5 Change C0508=>0805, L0501=>1K 0603 for CRT ripple noise. P.39 Add R3909, R3910, R3914, R3915 for POP issue P.50 Add R5010, C5020, C5021, Q5001, U5005 for Thermal Palm rest. P.04 Add SP0410, SP0411 for Thermal Palm rest. P.32 Add R3210 for Thermal Palm rest.
7	0330-11	P.98 Copy TP BTN Board from AIH24
8		P.66 Add 2nd USB power switch (U6605) for Audio board USB port voltage drop
9		P.50 Un-mount R5010, C5020, C5021, Q5001, U5005
10	0331-11	P.22 Add Test Pad T2201, T2202 for U2001.W5 and AE29 ICT function.
11		P38. Update CON3801, CON3802=>1217-00P1000
12		P66. Update CON6602=>1218-01BJ000
13		P99. Update IOCON5=>1218-01BJ000
14		P31. CON3102, CON3103=>1218-00C7000
15	0404-11	P65. Change H6539, H6541, H6542, H6545, H6633 to NPTH
16		P66. Change CON6603, CON6605 to 4 pin. Del C6605, C6608. Un-mount R6609
17		P97. Change PWR_U01 to 4 pin, delete PWR_R2, PWR_LED2
18	0406-11	P65. Modify H6541, H6542, H6545 GND
19		P33. Add L3303 for AVDDL EMI issue
20		P34. Add U3405 for EMI Home issue
21	0407-11	P66. Add CON6608
22		P99. Add IOCON6
23		P34. Un-mount R3408, R3409
24		P72. Un-mount C7201, C7202
25	0410-11	P39. R3905, R3906=> 51 ohm
26		P33. Mount R3317=> 10K
27		P46. Change L4601~L4603=> 56nH (Not yet)
28		P66. Change U6601=>1.5A, Mount U6605
29	0411-11	P30. Change R3035 option as /SJV_ID
30		P21. Change R3042 option as /SJV_ID
31	0421-11	P66. Change U6601, U6605 => 2.5A
32		P50. Change R5001 => 39K ohm for Thermal
33		P56. Change R5603,R5621 => 100 ohm,390 ohm ; LED5610,R5611=> 0713-1QJ000,0713-1QK000
34		P33. Change C3321,C3322 => 15PF
35		P33. Change L3303 => 0 ohm (0603)
36		P46. Change L4601, L4602, L4603 => 56nH for EMI
37		Update Power AAB7A_BRAZO_PWR_2R0_0411_DSC_A& AIC70 Sub board AIC70_R20_201104211100
38	0503-11	P66 unmount con6608
39	0504-11	P34 Mount R3408
40		P65 Un-mount H6535, H6536
41		P99 Un-mount IOCON6
42		Update Power AAB7A_BRAZO_PWR_2R0_0504_DSC_A
43	0505-11	P39 Un-mount R3910, Mount R3914=1M ohm

PEGATRON

Title :History

<OrgName>

Engineer: <OrgAddr1>


Size  
B

Project Name  
AAB70

Rev  
1.1





Date: Thursday, May 05, 2011

Sheet 95 of 99












## LID Switch



AIC70 R2.0-48 0330-11-I  
AIC70 R2.0-67 0421-11-I

<b>PEGATRON</b>		Title : <b>A03 TP</b>	
<OrgName>		Engineer: <b>Johnson Huang</b>	
Size <b>B</b>	Project Name <b>AIH70</b>		Rev <b>1.0</b>
Date: <b>Thursday, April 21, 2011</b>		Sheet <b>98</b> of <b>99</b>	

